

# 3.3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

**ADN2848** 

#### **FEATURES**

50 Mbps to 1.25 Gbps operation
Single 3.3 V operation
Bias current range: 2 to 100 mA
Modulation current range: 5 to 80 mA
Monitor photo diode current: 50 μA to 1200 μA
50 mA supply current at 3.3 V
Closed-loop control of power and extinction ratio
Full current parameter monitoring
Laser fail and laser degrade alarms
Automatic laser shutdown (ALS)
Optional clocked data
Supports FEC rates

32-lead, 5 mm × 5 mm LFCSP\_VQ package


#### **APPLICATIONS**

SONET OC-1/3/12/24 SDH STM-0/1/4 Fibre Channel Gigabit Ethernet

#### **GENERAL DESCRIPTION**

The ADN2848 uses a unique control algorithm to control both the average power and the extinction ratio of the laser diode (LD) after initial factory setup. External component count and PCB area are low because both power and extinction ratio control are fully integrated. Programmable alarms are provided for laser fail (end of life) and laser degrade (impending fail).

#### **FUNCTIONAL BLOCK DIAGRAM**



# **TABLE OF CONTENTS**

Features
Applications 1
General Description
Functional Block Diagram
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions 6
Theory of Operation
Control
Loop Bandwidth Selection

Alarms	7
Monitor Currents	8
Data and Clock Inputs	8
CCBIAS	8
I <sub>BIAS</sub>	8
Automatic Laser Shutdown	8
Alarm Interfaces	8
Power Consumption	9
Laser Diode Interfacing	9
Optical Supervisor	9
Outline Dimensions	12
Ordering Guide	12

#### **REVISION HISTORY**

#### 8/06—Rev. 0 to Rev. A

Updated FormatUn	
Changes to Figure 1	1
Changes to Specifications	
Changes to Figure 8	
Changes to Figure 9 to Figure 11	
Updated Outline Dimensions	
Changes to Ordering Guide	

1/03—Revision 0: Initial Version


# **SPECIFICATIONS**

 $V_{\text{CC}}$  = 3.0 V to 3.6 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted. Typical values are specified at 25°C.

Table 1.

Parameter	Min	Тур	Max	Unit	Conditions/Comments
LASER BIAS Current (IBIAS, ALS)					
Output Current I <sub>BIAS</sub>	2		100	mA	
Compliance Voltage	1.2		$V_{CC}$	V	I <sub>BIAS</sub>
I <sub>BIAS</sub>			0.1	mA	When ALS asserted
ALS Response Time			5	μs	I <sub>BIAS</sub> < 10% of nominal
CCBIAS Compliance Voltage	1.2		$V_{CC}$	V	
MODULATION CURRENT (IMODP, IMODN)					
Output Current I <sub>MOD</sub>	5		80	mA	
Compliance Voltage	1.5		$V_{CC}$	V	
I <sub>MOD</sub>			0.1	mA	When ALS asserted
Rise Time <sup>2</sup>		80	170	ps	
Fall Time <sup>2</sup>		80	170	ps	
Random Jitter <sup>2</sup>		1	1.5	ps	RMS
Pulse Width Distortion <sup>2</sup>		15		ps	$I_{MOD} = 40 \text{ mA}$
MONITOR PD (MPD)				T .	
Current	50		1200	μΑ	Average current
Compliance Voltage			1.65	v	
POWER SET INPUT (PSET)					
Capacitance			80	рF	
Monitor Photodiode Current into RPSET Resistor	50		1200	μA	Average current
Voltage	1.1	1.2	1.3	v	
EXTINCTION RATIO SET INPUT (ERSET)					
Allowable Resistance Range	1.2		25	kΩ	
Voltage	1.1	1.2	1.3	V	
ALARM SET (ASET)					
Allowable Resistance Range	1.2		25	kΩ	
Voltage	1.1	1.2	1.3	V	
Hysteresis		5		%	
CONTROL LOOP					Low loop bandwidth selection
Time Constant		0.22		sec	LBWSET = GND
		2.25		sec	$LBWSET = V_{CC}$
DATA INPUTS (DATAP, DATAN, CLKP, CLKN) <sup>3</sup>					
V p-p (Single-Ended, Peak-to-Peak)	100		500	mV	Data and clock inputs are
Input Impedance (Single-Ended)		50		Ω	ac-coupled
t <sub>SETUP</sub> <sup>4</sup>	50			ps	See
				'	Figure 2
t <sub>HOLD</sub> <sup>4</sup>	100			ps	See
				'	Figure 2
LOGIC INPUTS (ALS, LBWSET, CLKSEL)					
$V_{IH}$	2.4			V	
$V_{IL}$			0.8	V	
ALARM OUTPUTS (FAIL, DEGRADE)					Internal 30 kΩ pull-up
Voн	2.4			V	
$V_{OL}$			0.8	V	
IBMON, IMMON, IMPDMON				1	
IMMON Division Ratio		100		A/A	
IMPDMON		1		A/A	
Compliance Voltage	0		Vcc – 1.2	V	
. <u> </u>	1				<u> </u>

Parameter	Min	Тур	Max	Unit	Conditions/Comments
SUPPLY					
lcc <sup>5</sup>		50		mA	$I_{BIAS} = I_{MOD} = 0$
V <sub>CC</sub> <sup>6</sup>	3.0	3.3	3.6	V	



 $<sup>^1</sup>$  Temperature range is  $-40^{\circ}$ C to  $+85^{\circ}$ C.  $^2$  Measured into a 25  $\Omega$  load using a 0-1 pattern at 622 Mbps.  $^3$  When the voltage on DATAP is greater than the voltage on DATAN, the modulation current flows in the IMODP pin.  $^4$  Guaranteed by design and characterization. Not production tested.  $^5$  I<sub>CCMIN</sub> for power calculation on Page 9 is the typical I<sub>CC</sub> given.  $^6$  All V<sub>CC</sub> pins should be shorted together.

## **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Parameter	Rating
V <sub>CC</sub> to GND	4.2 V
Digital Inputs	
(ALS, LBWSET, CLKSEL)	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
IMODN, IMODP	V <sub>CC</sub> + 1.2 V
Operating Temperature Range	
Industrial	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (T <sub>J</sub> Max)	150°C
32-Lead LFCSP_VQ Package	
Power Dissipation <sup>1</sup>	(T <sub>J</sub> Max – T <sub>A</sub> )/θ <sub>JA</sub> W
$\theta_{JA}$ Thermal Impedance <sup>2</sup>	32°C/W
Lead Temperature (Soldering for 10 sec)	300°C

<sup>&</sup>lt;sup>1</sup>Power consumption formulas are provided on Page 9.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^2\!\</sup>theta_{JA}$  is defined when device is soldered in a 4-layer board.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 3. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	LBWSET	Loop Bandwidth Select.
2	ASET	Alarm Threshold Set Pin.
3	ERSET	Extinction Ratio Set Pin.
4	PSET	Average Optical Power Set Pin.
5	IMPD	Monitor Photodiode Input.
6	IMPDMON	Mirrored Current from Monitor Photodiode—Current Source.
7	GND4	Supply Ground.
8	V <sub>CC</sub> 4	Supply Voltage.
9	ERCAP	Extinction Ratio Loop Capacitor.
10	PAVCAP	Average Power Loop Capacitor.
11	V <sub>CC</sub> 1	Supply Voltage.
12	DATAN	Data Negative Differential Terminal.
13	DATAP	Data Positive Differential Terminal.
14	GND1	Supply Ground.
15	CLKP	Data Clock Positive Differential Terminal. This pin is used if CLKSEL = V <sub>CC</sub> .
16	CLKN	Data Clock Negative Differential Terminal. This pin is used if $CLKSEL = V_{CC}$ .
17	CLKSEL	Clock Select (Active = $V_{CC}$ ). This pin is used if data is clocked into chip.
18	DEGRADE	DEGRADE Alarm Output.
19	FAIL	FAIL Alarm Output.
20	ALS	Automatic Laser Shutdown.
21	V <sub>CC</sub> 3	Supply Voltage.
22	GND3	Supply Ground.
23	IMMON	Modulation Current Mirror Output—Current Source.
24	IBMON	Bias Current Mirror Output—Current Source.
25	V <sub>cc</sub> 2	Supply Voltage.
26	IMODN	Modulation Current Negative Output. Connect this pin via a matching resistor to Vcc.
27	GND2	Supply Ground.
28	IMODP	Modulation Current Positive Output. Connect this pin to the laser diode.
29, 30	GND2	Supply Ground.
31	I <sub>BIAS</sub>	Laser Diode Bias Current—Current Sink.
32	CCBIAS	Connected to Vcc When DC-Coupled to Laser Diode; Connected to I <sub>BIAS</sub> When AC-Coupled to Laser Diode—Current Sink.

## THEORY OF OPERATION

A laser diode (LD) has current-in to light-out transfer functions, as shown in Figure 4. Two key characteristics of this transfer function are the threshold current,  $I_{TH}$ , and slope in the linear region beyond the threshold current, referred to as slope efficiency, or LI.




Figure 4. Laser Transfer Function

#### **CONTROL**

A monitor photodiode, MPD, is required to control the LD. The MPD current is fed into the ADN2848 to control the power and extinction ratio, continuously adjusting the bias current and modulation current in response to the laser's changing threshold current and light-to-current slope efficiency.

The ADN2848 uses automatic power control, APC, to maintain a constant average power over time and temperature.

The ADN2848 uses closed-loop extinction ratio control to allow optimum setting of extinction ratio for every device. Thus, SONET/SDH interface standards can be met over device variation, temperature, and laser aging. Closed-loop modulation control eliminates the need to either overmodulate the LD or include external components for temperature compensation. This reduces research and development time and second sourcing issues caused by characterizing LDs.

Average power and extinction ratio are set using the PSET and ERSET pins, respectively. Potentiometers are connected between these pins and ground. The potentiometer  $R_{\text{PSET}}$  is used to change the average power. The potentiometer  $R_{\text{ERSET}}$  is used to adjust the extinction ratio. Both PSET and ERSET are kept 1.2 V above GND.

For an initial setup, R<sub>PSET</sub> and R<sub>ERSET</sub> potentiometers can be calculated using the following formulas:

$$\begin{split} R_{PSET} &= \frac{1.2 \text{ V}}{I_{AV}} \left( \Omega \right) \\ R_{ERSET} &= \frac{1.2 \text{ V}}{\frac{I_{MPD\_CW}}{P_{CW}}} \times \frac{ER - 1}{ER + 1} \times P_{AV} \left( \Omega \right) \end{split}$$

where:

 $I_{AV}$  is the average MPD current.

 $P_{CW}$  is the dc optical power specified on the laser data sheet.

 $I_{MPD\ CW}$  is the MPD current at that specified  $P_{CW}$ .

 $P_{AV}$  is the average power required.

ER is the desired extinction ratio (ER = P1/P0).

Note that I<sub>ERSET</sub> and I<sub>PSET</sub> change from device to device; however, the control loops determine the actual values. It is not required to know the exact values for LI or MPD optical coupling.

#### LOOP BANDWIDTH SELECTION

For continuous operation, the user hardwires the LBWSET pin high and uses 1  $\mu F$  capacitors to set the actual loop bandwidth. These capacitors are placed between the PAVCAP and ERCAP pins and ground. It is important that these capacitors are low leakage multilayer ceramics with an insulation resistance greater than  $100~G\Omega$  or a time constant of 1000 seconds, whichever is less.

Setting LBSET low and using 47 nF capacitors results in a shorter loop time constant (a  $10\times$  reduction over using 1  $\mu$ F capacitors and keeping LBWSET high).

Table 4.

Operation Mode	LBWSET	Recommended PAVCAP	Recommended ERCAP
Continuous 50 Mbps to 1.25 Gbps	High	1 μF	1 μF
Optimized for 1.25 Gbps	Low	47 nF	47 nF

#### **ALARMS**

The ADN2848 is designed to allow interface compliance to ITU-T-G958 (11/94), section 10.3.1.1.2 (transmitter fail) and section 10.3.1.1.3 (transmitter degrade). The ADN2848 has two active high alarms, DEGRADE and FAIL. A resistor between ground and the ASET pin is used to set the current at which these alarms are raised. The current through the ASET resistor is a ratio of 100:1 to the FAIL alarm threshold. The DEGRADE alarm is raised at 90% of this level.

Example:

$$I_{FAIL} = 50 \text{ mA} \text{ so } I_{DEGRADE} = 45 \text{ mA}$$

$$I_{ASET} = \frac{I_{FAIL}}{100} = \frac{50 \text{ mA}}{100} = 500 \text{ }\mu\text{A}$$

$$R_{ASET} * = \frac{1.2 \text{ V}}{I_{ASET}} = \frac{1.2}{500 \text{ } \mu\text{A}} = 2.4 \text{ k}\Omega$$

\*The smallest valid value for  $R_{ASET}$  is 1.2 kΩ, because this corresponds to the  $I_{BIAS}$  maximum of 100  $\mu A.$ 

The laser degrade alarm, DEGRADE, is provided to give a warning of imminent laser failure if the laser diode degrades further or if environmental conditions such as increasing temperature continue to stress the LD.

The laser fail alarm, FAIL, is activated when the transmitter can no longer be guaranteed to be SONET/SDH compliant. This occurs when one of the following conditions arise:

- The ASET threshold is reached.
- The ALS pin is set high. This shuts off the modulation and bias currents to the LD, resulting in the MPD current dropping to zero. This gives closed-loop feedback to the system that ALS has been enabled.

DEGRADE is raised only when the bias current exceeds 90% of ASET current.

#### **MONITOR CURRENTS**

IBMON, IMMON, and IMPDMON are current controlled current sources from  $V_{\rm CC}.$  They mirror the bias, modulation, and MPD current for increased monitoring functionality. An external resistor to GND gives a voltage proportional to the current monitored.

If the monitoring function IMPDMON is not required, the IMPD pin must be grounded and the monitor photodiode output must be connected directly to the PSET pin.

#### **DATA AND CLOCK INPUTS**

Data and clock inputs are ac-coupled (10 nF capacitors recommended) and terminated via a 100  $\Omega$  internal resistor between DATAP and DATAN and also between the CLKP and CLKN pins. There is a high impedance circuit to set the common-mode voltage, which is designed to allow for maximum input voltage headroom over temperature. It is necessary that ac coupling be used to eliminate the need for matching between common-mode voltages.




Figure 5. AC Coupling of Data Inputs

For input signals that exceed 500 mV p-p single-ended, it is necessary to insert an attenuation circuit as shown in Figure 6.




Figure 6. Attenuation Circuit

#### **CCBIAS**

When the laser is used in ac-coupled mode, the CCBIAS pin and the  $I_{BIAS}$  pin are tied together (see Figure 9). In dc-coupled mode, CCBIAS is tied to  $V_{\rm CC}$ .

#### **I**BIAS

To achieve optimum optical eye quality, a pull-up resistor  $R_Z$ , as shown in Figure 8 and Figure 9, is required. The recommended  $R_Z$  value is approximately 200  $\Omega\sim500~\Omega.$ 

#### **AUTOMATIC LASER SHUTDOWN**

The ADN2848 ALS allows compliance to ITU-T-G958 (11/94), section 9.7. When ALS is logic high, both the bias and the modulation currents are turned off. Correct operation of ALS is confirmed by the FAIL alarm being raised when ALS is asserted. Note that this is the only time that DEGRADE is low while FAIL is high.

#### **ALARM INTERFACES**

The FAIL and DEGRADE outputs have an internal 30 k $\Omega$  pullup resistor that is used to pull the digital high value to  $V_{\rm CC}$ . However, the alarm output can be overdriven with an external resistor, allowing alarm interfacing to non- $V_{\rm CC}$  levels. Non- $V_{\rm CC}$  alarm output levels must be below the  $V_{\rm CC}$  used for the ADN2848.

#### **POWER CONSUMPTION**

The ADN2848 die temperature must be kept below 125°C. The LFCSP\_VQ package has an exposed paddle. The exposed paddle should be connected in such a manner that it is at the same potential as the ADN2848 ground pins. The  $\theta_{JA}$  for the package is shown under the Absolute Maximum Ratings. Power consumption can be calculated using

 $I_{\rm CC} = I_{\rm CCMIN} + 0.3~I_{\rm MOD}$ 

 $P = V_{CC} \times I_{CC} + (I_{BIAS} \times V_{BIAS PIN}) + I_{MOD} (V_{MODP PIN} + V_{MODN PIN})/2$ 

 $T_{\rm DIE} = T_{\rm AMBIENT} + \ \theta_{\rm JA} \times P$ 

Thus, the maximum combination of  $I_{BLAS} + I_{MOD}$  must be calculated

where:

 $I_{CCMIN} = 50$  mA, the typical value of  $I_{CC}$  provided on Page 3 with  $I_{BIAS} = I_{MOD} = 0$ .

 $T_{DIE}$  = die temperature.

 $T_{AMBIENT}$  = ambient temperature.

 $V_{BIAS\ PIN}$  = voltage at  $I_{BIAS\ pin}$ .

 $V_{MODP\_PIN}$  = average voltage at IMODP pin.

 $V_{MODN\_PIN}$  = average voltage at IMODN pin.

#### LASER DIODE INTERFACING

Many laser diodes designed for 1.25 Gbps operation are packaged with an internal resistor to bring the effective impedance up to 25  $\Omega$  in order to minimize transmission line effects. In high current applications, the voltage drop across this resistor, combined with the laser diode forward voltage, makes direct connection between the laser and the driver impractical in a 3 V system. AC coupling the driver to the laser diode removes this headroom constraint.

Caution must be used when choosing component values for ac coupling to ensure that the time constants (L/R and RC, see Figure 9) are sufficiently long for the data rate and the expected number of CIDs (consecutive identical digits). Failure to do this could lead to pattern dependent jitter and vertical eye closure. For designs with low series resistance, or where external components become impractical, the ADN2848 supports direct connection to the laser diode (see Figure 8). In this case, care must be taken to ensure that the voltage drop across the laser diode does not violate the minimum compliance voltage on the IMODP pin.

### **OPTICAL SUPERVISOR**

The PSET and ERSET potentiometers can be replaced with a dual digital potentiometer, the ADN2850 (see Figure 7). The ADN2850 provides an accurate digital control for the average optical power and extinction ratio and ensures excellent stability over temperature.





Figure 7. Application Using the ADN2850 Dual 10-Bit Digital Potentiometer with Extremely Low Temperature Coefficient as an Optical Supervisor



NOTES
\* DESIGNATES COMPONENTS THAT NEED TO BE OPTIMIZED FOR THE TYPE OF LASER USED.
\*\*FOR DIGITAL PROGRAMMING. THE ADN2850 OR THE ADN2860 OPTICAL SUPERVISOR CAN BE USED.

Figure 8. DC-Coupled 50 Mbps to 1.25 Gbps Test Circuit, Data Not Clocked




Figure 9. AC-Coupled 50 Mbps to 1.25 Gbps Test Circuit, Data Not Clocked




Figure 10. A 1.244 Mbps Optical Eye. Temperature at 25°C. Average Power = 0 dBm, Extinction Ratio = 10 dB, PRBS 31 Pattern, 1 Gb Ethernet Mask. Eye Obtained Using a DFB Laser.





Figure 11. A 1.244 Mbps Optical Eye. Temperature at 85°C. Average Power = 0 dBm, Extinction Ratio = 10 dBm, PRBS 31 Pattern, 1 Gb Ethernet Mask. Eye Obtained Using a DFB Laser.

## **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2

Figure 12. 32-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 5 mm × 5 mm Body, Very Thin Quad (CP-32-2)

Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADN2848ACP-32	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2
ADN2848ACP-32-RL	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2
ADN2848ACP-32-RL7	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2
ADN2848ACPZ-32 <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2
ADN2848ACPZ-32-RL <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2
ADN2848ACPZ-32-RL7 <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP_VQ	CP-32-2

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.

